



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/839,671	04/23/2001	Katsuaki Matsui	32011-171408	1009
20987	7590	07/13/2005		
			EXAMINER	
VOLENTINE FRANCOS, & WHITT PLLC			WEST, JEFFREY R	
ONE FREEDOM SQUARE				
11951 FREEDOM DRIVE SUITE 1260			ART UNIT	PAPER NUMBER
RESTON, VA 20190			2857	

DATE MAILED: 07/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/839,671	MATSUI, KATSUAKI
	Examiner	Art Unit
	Jeffrey R. West	2857

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 27 April 2005.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 21-23 and 43 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 21-23 and 43 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 26 February 2004 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

The Examiner does point out that Applicant's priority document contains six figures and a corresponding description of Figure 6 as conventional in the art. The instant application, however, does not contain a Figure 6 or the corresponding description.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 21-23 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Japanese Publication No. 2000-030492 to Kurihara in view of U.S. Patent No. 5,661,685 to Lee et al. and further in view of U.S. Patent No. 5,337,321 to Ozaki.

Kurihara discloses a semiconductor device having an access time measuring test mode comprising a circuit block to which an input signal is input at a timing in accordance with an input clock, and which outputs an output signal having a value corresponding to said input signal (0001 and Figures 1 and 2), a first signal path for

guiding a test input signal, which has been supplied to a first terminal, from said first terminal to a signal input terminal of said circuit block ("ADO" in Figure 1), a second signal path for guiding a test clock, which has been supplied to a second terminal, from said second terminal to a clock input terminal of said circuit block ("CLK" in Figure 1), a third signal path for guiding a test output signal, which has been output from a signal output terminal of said circuit block, from said signal output terminal to a third terminal ("DO" through "2" and "TDO" in Figure 1), a fourth signal path for guiding said test clock, which is input to said clock input terminal, from said clock input terminal to a fourth terminal ("CLK" through "3" and "4" and "TCK" in Figure 1), wherein said third and fourth signal paths are formed so that wiring delay time of said third and fourth signal paths are substantially equal (i.e. the delay of flop-flop circuit "2" is controlled to be the same as the amount of delay in the delay circuit "4") (0014).

As noted above Kurihara teaches many of the features of the claimed invention, and while the invention of Kurihara illustrates inputting and outputting the signals at terminals/test points, Kurihara does not specify that these terminals/test points be pads.

Lee teaches a programmable logic device with a configurable power supply including means for accessing signals at a pad (column 9, line 63 to column 10, line 3).

It would have been obvious to one having ordinary skill in the art to modify the invention of Kurihara to include specifying that the terminals/test points be pads, as

taught by Lee, because Kurihara does provide specific terminals/test points to allow easy access to desired signals and Lee suggests that the combination would have provided a convenient test point to allow such access (column 9, line 63 to column 10, line 3).

As noted above, the invention of Kurihara and Lee teaches many of the features of the claimed invention and while the combination does provide means for testing a circuit block by providing specific input paths to the device and providing specific output paths to measuring pads, the combination does not specifically teach the inclusion of selectors on each of the signal paths.

Ozaki teaches a scan path circuit including means for testing a circuit block including a first signal path for guiding a test input signal to a signal input terminal of the circuit block (input to "D" of circuit block "22", Figure 2), a second signal path for guiding a test clock to a clock input terminal of the circuit block ("37", Figure 2), a third signal path for guiding a test output signal from a signal output terminal of the circuit block ("33", Figure 2), and a fourth signal path for guiding the test clock from the clock input terminal (path from branch of "37" to selector "27", Figure 2).

Ozaki also teaches that said fourth signal path has provided therein a first selector ("27", Figure 2), responsive to a mode of a selection signal (column 3, lines 9-14), that selectively supplies a prescribed signal or said test clock directly to a neighboring device (column 3, lines 15-27), wherein an output terminal of said first selector and said neighboring device are directly connected by a first wiring ("38", Figure 2).

Ozaki also teaches that said third signal path has provided therein a second selector ("26", Figure 2) which during a normal operation supplies a second prescribed signal other than said test output signal to a neighboring device and which during a test operation supplies said test output signal to said neighboring device (column 3, lines 2-14) and wherein an output terminal of said second selector and said neighboring device are directly connected by a second wiring (input to "D" of circuit block "23", Figure 2).

Ozaki also teaches that the first signal path has provided therein a third selector ("25", Figure 2) which during the normal operation supplies an output signal from a preceding circuit block to said test signal input terminal of said circuit block and which during the test operation supplies said test input signal to said signal input terminal of said circuit block (column 3, lines 2-14). Ozaki also teaches that said second signal path has provided therein a third/fourth selector ("28", Figure 2) which during the normal operation supplies a normal clock to said clock input terminal of said circuit block and which during the test operation supplies said test clock to said clock input terminal of said circuit block (column 3, lines 15-27).

It would have been obvious to one having ordinary skill in the art to modify the invention of Kurihara and Lee to specifically teach the inclusion of selectors on each of the signal paths, as taught by Ozaki, because, as suggested by Ozaki, the combination would have provided a configuration allowing the testing of the individual circuit blocks (column 1, lines 12-22), as required by the invention of Kurihara and Lee, while still allowing the normal operation of the devices, thereby

provided means for testing the individual circuit blocks in their operational environment while eliminating the burden of disconnecting the devices in order to perform testing (column 1, line 64 to column 2, line 16).

Further, while the invention of Ozaki teaches that the first and second selectors, of the third and fourth signal paths, supplies signals to neighboring devices rather than the test pads, since the invention of Kurihara and Lee teaches the outputting of the third and fourth signal paths to pads in order to measure the access time, the combination would have provided the first and second selectors, of the third and fourth signal paths, supplying signals to test pads rather than neighboring devices.

With respect to claim 43, since the specific purpose of the invention of Kurihara and Lee is to insure that the wiring delay time of said third and fourth signal paths are substantially equal and also teaches that first and second wirings connect the output of delay circuits directly with the pads wherein the first and second wiring have substantially the same length (Kurihara, Figure 1), the addition of the selectors of Ozaki would have maintained the substantially equal wiring lengths from the outputs of the selectors to the pads. Further, this would have been obvious to one having ordinary skill in the art since the invention of Kurihara and Lee requires that the delay time of said third and fourth signal paths are substantially equal, through use of delay circuits, and one having ordinary skill in the art would avoid adding a mismatch in delay times of the paths caused by implementing different wiring lengths.

Response to Arguments

4. Applicant's arguments filed April 27, 2005, have been fully considered but they are not persuasive.

Applicant argues that the "Examiner has asserted that wiring delay times of these signal paths in memory circuit 1 that provide respective outputs TD0 and TCK become substantially equal, when the delay of flip-flop circuit 2 is controlled to be the same as the amount of delay in delay circuit 4. However, the Kurihara reference does not teach that the delay of flip-flop circuit 2 is controlled to be the same as the amount of delay in delay circuit 4. That is, as described in paragraph [0021] of the English translation of the Kurihara reference, the delay time of delay circuit 4 is adjusted so that phase difference between the clock signal CLK input to memory circuit 1 and holding clock signal TCK input to flip-flop circuit 2 become minimum within the range where flip-flop circuit 2 can hold the output signal D0 from memory circuit 1. As further described in paragraph [0027] of the English translation of the Kurihara reference, the value of this minimum phase difference depends on the access time of memory circuit 1. Therefore, the delay time of the signal path for outputting the signal TD0 and the delay time of the signal path for outputting the signal TCK, are not substantially equal in the Fig. 1 circuit of the Kurihara reference."

The Examiner asserts that the English translation of Kurihara specifically states:

Next, the phase contrast of the maintenance clock signal TCK of the flip-flop circuit 2 to the memory clock signal CLK is changed by adjusting the amount of

delay of a delay circuit 4, and delay conditions are adjusted so that it may become the minimum phase contrast to which a flip-flop circuit 2 can hold the output data of a memory circuit 1.

The Examiner asserts that in this section “the phase contrast of the maintenance clock signal TCK of the flip-flop circuit 2 to the memory clock signal CLK” refers to the difference between the signal “TCK” and the clock signal “CLK”. As can be seen from Figure 1, the maintenance clock signal TCK is the signal output from delay circuit “4” and applied to TCK terminal and flip-flop “2”. The difference determined corresponds to a difference between this TCK signal and the CLK signal, as shown in Figure 1 to be input to memory circuit “1”. This difference (i.e. phase contrast) corresponds to the delay of the fourth signal path for guiding the test clock from the clock input terminal to a fourth terminal.

The cited section of Kurihara then states that the difference (i.e. phase contrast) is changed by “adjusting the amount of delay of a delay circuit 4, and delay conditions are adjusted so that it may become the minimum phase contrast to which a flip-flop circuit 2 can hold the output data of a memory circuit 1.” This section states that the delay of delay circuit 4 is adjusted so that the time difference between TCK and CLK (i.e. phase contrast) becomes a minimum time difference that the flip-flop can hold the data signal “D0” before it outputs “TD0”. Therefore, by adjusting the delay between TCK and CLK to be the same as a minimum time that flip-flop “2” holds/delays the data signal “D0” before outputting “TD0”, Kurihara teaches that the delay time of the signal path for outputting the signal TD0 and the delay time of the signal path for outputting the signal TCK, are substantially equal.

Further, the timing diagram in Figure 2 further illustrates that the delay time of the signal path for outputting the signal TD0 and the delay time of the signal path for outputting the signal TCK, are substantially equal.

Turning to the timing diagram, the third signal path for guiding a test output signal, which has been output from a signal output terminal of said circuit block, from said signal output terminal to a third terminal, corresponds to a time difference between the time when "D0" is output from the memory circuit 1 (shown by the crossing point of the signal "D0" in the timing diagram) and the corresponding time in which the same signal is output by the flip-flop "2" as "TD0" (shown by the crossing point of the signal "TD0" in the timing diagram).

Next, the timing diagram illustrates the fourth signal path for guiding a test clock, which is input to said clock input terminal, from said clock input terminal to a fourth terminal, which corresponds to a time difference between the time when "CLK" transitions (shown by the positive transition of the signal "CLK" in the timing diagram) and the corresponding time when the transitioned signal is output from the test terminal (shown by the positive transition of the signal "TCK" in the timing diagram).

As can be seen from the timing diagram, the time difference between the crossing point of TD0 and the crossing point of D0 is substantially the same as the time difference between the transition of TCK and the transition of CLK. This illustration of the timing diagram further supports the interpretation presented above

that the delay time of the signal path for outputting the signal TD0 and the delay time of the signal path for outputting the signal TCK, are substantially equal.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to Applicant's disclosure.

U.S. Patent No. 6,393,592 to Peeters et al. discloses scan flop circuitry and methods for making the same comprising a circuit block for connection to previous circuit blocks in a scan chain (column 4, lines 20-24) including a circuit block in which an input signal is input at a timing in accordance with an input clock and which outputs an output signal having a value corresponding to said input signal comprising a first signal path for guiding a test input signal to a signal input terminal of the circuit block, a second signal path for guiding a clock to a clock input terminal of the circuit block, and a third signal path for guiding an output signal (Figure 3).

Peeters also discloses a selector on the first signal path which, during normal operation, supplies an output signal from a preceding circuit block to the input terminal of the circuit block and which during a test operation supplies the test input signal to the signal input terminal of the circuit block as well as a selector on the second signal path which, during normal operation supplies a normal clock to the input terminal of the circuit black and during a test operation supplies a test clock to the clock input terminal of the circuit block (Figure 3 and column 4, lines 21-39).

Peeters also discloses the conventional method of receiving and outputting the signals via test pads (Figure 1B, "SI", "CLK", and "SO").

U.S. Patent No. 6,615,380 to Kapur et al. teaches dynamic scan chains and test pattern generation methodologies comprising a plurality of circuit blocks connected in a scan chain wherein the path for guiding the test output signal from a signal output terminal includes a selector which supplies a test signal during testing and a normal output during normal operation (Figure 4 and column 2, lines 24-33).

U.S. Patent Application Publication No. 2002/0015506 to Aceti et al. teaches a remote programming and control means for a hearing aid wherein test points on a circuit board at an output stage of an amplifier are optionally connected to electrically conductive component test pads so that the sensed signal can be measured at a component tester.

U.S. Patent No. 6,578,166 to Williams teaches means for restricting the damaging effects of software faults on test and configuration circuitry including a first selector, for selecting between normal and test inputs, and a second selector, for selecting between and normal and test clock inputs.

U.S. Patent Application Publication No. 2003/0048142 to Albean teaches a controllable and testable oscillator apparatus for an integrated circuit including means for providing an output to pads and through a multiplexer.

Oracle® ThinkQuest, "Circuit Schematic Symbols" teaches the schematic symbol for a test point.

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey R. West whose telephone number is (703)308-1309. The examiner can normally be reached on Monday through Friday, 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc S. Hoff can be reached on (703)308-1677. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7382 for regular communications and (703)308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

jrw

July 6, 2005


MARC S. HOFF
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800